

- 2 channels sampled at 16-bit resolution
- 125 MS/s simultaneous real-time sampling rate on each input
- ±200 mV to ±16 V input range
- Up to 128 Million samples of on-board acquisition memory per channel
- Dual Port Memory for data streaming
- AlazarDSO Oscilloscope Software
- Software Development Kit supports C/C++, C#, Python, MATLAB<sup>®</sup>, LabVIEW<sup>®</sup>
- Support for Windows & Linux





Product	Bus	Operating System	Channels	Sampling Rate	Bandwidth	Memory Per Channel	Resolution
ATS660	PCI 32 bit 33 MHz	Windows Linux 32-bit/64-bit	2	125 MS/s to 1 KS/s	65 MHz	Up to 128 Msamples	16 bits

#### **Overview**

ATS660 is a state of the art, dual-channel, high resolution, 16 bit, 125 MS/s waveform digitizer card for PCI bus, capable of storing up to 128 Million samples per channel of acquired data in its on-board memory.

With standard Dual Port Memory and fully asynchronous DMA, ATS660 allows users to build Windows or Linux based real-time data acquisition systems. Users are allowed to read acquired data even while the acquisition is in progress, including the ability to stream data to disk at rates up to 50 MS/s on one channel and 25 MS/s on 2 channels, simultaneously.

For scientific customers who want to record multiple analog inputs simultaneously, ATS660 offers multichannel data acquisition systems of up to 8 channels.


ATS660 is supplied with AlazarDSO oscilloscope software that lets the user get started immediately without having to write any software.

Users who need to integrate the ATS660 in their own program can purchase a software development kit, ATS-SDK, for C/C++, C#, Python, MATLAB, and LabVIEW for both Windows and Linux operating systems.

All of this advanced functionality is packaged in a low power, half-length PCI card.

## **Applications**

Optical Coherence Tomography (OCT)
Ultrasonic & Eddy Current NDT/NDE
Radar/RF Signal Recording & Analysis
Terabyte Storage Oscilloscope
High Resolution Oscilloscope
Lidar
Spectroscopy
Digital Down Conversion (DDC)
Multi-Channel Transient Recording





### **Analog Input**

An ATS660 features two analog input channels with extensive functionality. Each channel has 65 MHz of full power analog input bandwidth. With software selectable attenuation, you can achieve an input voltage range of  $\pm 200$  mV to  $\pm 16$  V. Attenuating probes (sold separately) can extend the voltage range even higher.

Software selectable AC or DC coupling further increases the signal measurement capability. Software selectable 50  $\Omega$  input impedance makes it easy to interface to high speed RF signals.

For applications that require the best signal integrity, an Amplifier Bypass Mode is available as a standard feature. This feature increases the SNR to 75 dB, increases input bandwidth to 85 MHz while leaving the input range fixed at a nominal value of  $\pm 575$  mV.

### **Acquisition System**

ATS660 PCI digitizers use a pair of state of the art 125 MS/s, 16-bit ADCs to digitize the input signals. The real-time sampling rate ranges from 125 MS/s down to 1 KS/s. The two channels are guaranteed to be simultaneous, as they share the exact same clock.

An acquisition can consist of multiple records, with each record being captured as a result of one trigger event. A record may contain both pre-trigger and post-trigger data.

Up to 256,000 triggers can be captured into on-board memory. There is no limit on number of triggers if dual port memory is used to acquire data.

In between the multiple triggers being captured, the acquisition system is re-armed by the hardware within 32 sampling clock cycles.


This mode of capture, sometimes referred to as Multiple Record, is very useful for capturing data in applications with a very rapid or unpredictable trigger rate. Examples of such applications include medical imaging, ultrasonic testing, OCT, NMR spectroscopy and lightning test.

# **On-Board Acquisition Memory**

The standard ATS660 PCI digitizer features 8 Million points of acquisition memory for each channel.

Acquisition memory can optionally be upgraded to provide 128 Million samples per channel of signal storage.

Data is acquired into the onboard memory before being transferred to the host PC memory. This transfer is performed using Direct Memory Access (DMA), which uses scatter-gather bus mastering technology.



## **Dual Port Memory**

ATS660 is equipped with dual port acquisition memory. This means that data can be transferred to host PC memory even if an acquisition is in progress.


Other digitizers on the market do not provide dual-port memory, thus prolonging the re-arm time of the digitizer. This limits the maximum trigger repeat rate they can handle in applications involving fast triggers, such as OCT, medical imaging, ultrasonic testing, NMR spectroscopy and other pulse-echo testing methodologies.

ATS660 does not suffer from such drawbacks and provides the best solution for these applications.

AlazarTech has designed custom memory management circuitry to interface this dual port memory to PCI bus. This circuitry is called AutoDMA, which can work in many different modes.

#### **Traditional AutoDMA**

In order to acquire both pre-trigger and post-trigger data in a dual-ported memory environment, users can use Traditional AutoDMA.



Data is returned to the user in buffers, where each buffer can contain from 1 to 8192 records (triggers). This number is called RecordsPerBuffer.

Users can also specify that each record should come with its own header that contains a 40-bit trigger timestamp.

A BUFFER\_OVERFLOW flag is asserted if more than 512 buffers have been acquired by the acquisition system, but not transferred to host PC memory by the AutoDMA engine.




While Traditional AutoDMA can acquire data to PC host memory at sustained rates in excess of 100 MB/s, an overflow can occur if more than 512 triggers occur in very rapid succession, even if all the on-board memory has not been used up.

## No Pre-Trigger (NPT) AutoDMA

Many ultrasonic scanning and medical imaging applications do not need any pre-trigger data: only post-trigger data is sufficient.

NPT AutoDMA is designed specifically for these applications. By only storing post-trigger data, the memory bandwidth is optimized and the entire onboard memory acts like a very deep FIFO.



Note that a DMA is not started until RecordsPerBuffer number of records (triggers) have been acquired.

NPT AutoDMA buffers do not include headers. However, users can specify that each record should come with its own footer that contains a 40-bit trigger timestamp. The footer is called NPT Footer.


More importantly, a BUFFER\_OVERFLOW flag is asserted only if the entire on-board memory is used up. This provides a very substantial improvement over Traditional AutoDMA.

NPT AutoDMA can easily acquire data to PC host memory at sustained rates in excess of 100 MB/s without causing an overflow.

This is the recommended mode of operation for most ultrasonic scanning, OCT and medical imaging applications.

### **Continuous AutoDMA**

Continuous AutoDMA is also known as the data streaming mode.



In this mode, data starts streaming across the PCI bus as soon as the ATS660 is armed for acquisition. It is important to note that triggering is disabled in this mode.

Continuous AutoDMA buffers do not include headers, so it is not possible to get trigger time-stamps.


A BUFFER\_OVERFLOW flag is asserted only if the entire on-board memory is used up.

The amount of data to be captured is controlled by counting the number of buffers acquired. Acquisition is stopped by an AbortCapture command.

Continuous AutoDMA can easily acquire data to PC host memory at sustained rates in excess of 100 MB/s without causing an overflow. This is the recommended mode for very long signal recording.

### **Triggered Streaming AutoDMA**

Triggered Streaming AutoDMA is virtually the same as Continuous mode, except the data transfer across the bus is held off until a trigger event has been detected.



Triggered Streaming AutoDMA buffers do not include headers, so it is not possible to get trigger time-stamps.

A BUFFER\_OVERFLOW flag is asserted only if the entire on-board memory is used up.

As in Continuous mode, the amount of data to be captured is controlled by counting the number of buffers acquired. Acquisition is stopped by an AbortCapture command.

Triggered Streaming AutoDMA can easily acquire data to PC host memory at sustained rates in excess of 100 MB/s without causing an overflow. This is the recommended mode for RF signal recording that has to be started at a specific time, e.g. based on a GPS pulse.

#### **Asynchronous DMA**

AlazarTech's dual port memory and AutoDMA circuit maximize throughput at the hardware level. An equally sophisticated software architecture is required to allow a Windows or Linux based application program to take advantage of this throughput despite all the bottlenecks created by the operating system.

AlazarTech calls this architecture *Asynchronous DMA* or AsyncDMA.

AsyncDMA uses overlapped IO to re-start DMAs and consume data, thereby minimizing CPU usage to almost 0%, reducing re-arm time of DMAs and allowing the full bus bandwidth to be realized.



Another advantage of AsyncDMA is that it can provide the full bus bandwidth to a multi-card Master/Slave system.

Some helper routines are provided for programming languages that cannot directly use overlapped IO. Examples of such languages include Visual BASIC and LabVIEW.

It is important to note that AsyncDMA is a software construct and it can be used with any of the AutoDMA modes mentioned before.

### **Software Selectable Bandwidth Limit**

A majority of applications for PCI digitizers require oversampling of input signal, i.e. the frequency of the analog signal being digitized is a factor of 5 or 6 lower than the sample rate or even the Nyquist rate.

ATS660 features a software-controlled bandwidth limit switch, which reduces high frequency noise and improves signal to noise ratio. This switch is independently selectable for each input channel.

When selected, bandwidth limit switch can reduce the input bandwidth of a particular input to be approximately 20 MHz.

### **Amplifier Bypass Mode**

To obtain optimum dynamic performance, choose the Amplifier Bypass Mode.

Each channel can be independently bypassed using on-board DIP-switches.

Once the amplifier has been bypassed, the input for that channel has 50  $\Omega$  impedance, DC coupling and a 575 mV full scale input range. Diode protection is still included, but users should avoid saturation of the input beyond 120% of full scale.

### **Display of Very Large Data Sets**

Capturing a very large amount of data is only part of the solution the ATS660 offers. ATS660 also provides very fast rendering of this data on the computer screen.

Most products on the market that provide large amount of storage memory use standard Windows display routines to plot data on the screen. This is extremely slow and can take many minutes to update the screen. Many software packages, such as LabVIEW, explicitly warn against using large data arrays.

ATS660 uses custom HyperDisP display management technology to render these very large datasets on the computer screen in a fraction of a second.

### **Triggering**

The ATS660 is equipped with sophisticated digital triggering options, such as programmable trigger thresholds and slope on any of the input channels or the External Trigger input.

While most oscilloscopes offer only one trigger engine, ATS660 offers two trigger engines (called Engines X

and Y). This allows the user to combine the two engines using a logical OR, AND or XOR operand.

The user can specify the number of records to capture in an acquisition, the length of each record and the amount of pre-trigger data.

A programmable trigger delay can also be set by the user. This is very useful for capturing the signal of interest in a pulse-echo application, such as ultrasound, radar, lidar etc.

## **Trigger Time Stamp**

A 40-bit time stamp counter comes standard with the ATS660. By default, this counter is initialized to a zero value when an acquisition session is started and increments once for every two samples captured, thus providing a 2-clock timing accuracy. At 125 MS/s sample rate, this counter will not roll over for well over 2 hours.

The value of this counter is latched into trigger memory for each trigger, i.e. once per record, for up to specified number of records.

This allows the user to find out the timing of each trigger in a multiple record acquisition relative to the start of the acquisition.

It is also possible to configure the timestamp counter to reset for the first acquisition only and never again, until a software reset is issued. This feature enables users to obtain precise timing information about multiple acquisitions.


#### **Multiple-Digitizer Synchronization**

ATS660 features a Master/Slave connector that allows synchronization of multiple digitizers to allow truly synchronous sampling across as many as 8 channels.

A SyncBoard 660 (sold separately) is required to connect the Master/Slave connectors on multiple digitizers in the system together. Such a system is called a Master/Slave system.

SyncBoard 660 is available for 2 board synchronization or 4 board synchronization.

SyncBoard 660 is a board-level product that features clock buffering, clock distribution, trigger resynchronization and controlled impedance, equal length traces to



Coupled Logic (PECL) level clock, trigger, and initialization signals to each ATS660 in the system.

A Master/Slave system is guaranteed to sample simultaneously across all channels in that system.





Triggering is also guaranteed to be simultaneous across all digitizers in the system, i.e. all boards will trigger on the same clock edge.

## **Optional External Clock**

While the ATS660 features low jitter, high reliability 125 MHz and 100 MHz oscillators as sources of the timebase system, there are occasions when ATS660 has to be synchronized to an external clock source.

ATS660 External Clock option provides an SMA input for an external clock signal, which can be a sine wave or LVTTL signal.

Input impedance for the external clock input is fixed at 50  $\Omega$ . Input coupling for the external clock is user-programmable between AC and DC coupling.

In order to operate the ADC under optimal conditions, the user must set the appropriate frequency range for the external clock being supplied. The following ranges are supported:

Fast External Clock: 1 MHz <  $f_{\rm EXT}$  < 125 MHz Slow External Clock:  $f_{\rm EXT}$  < 10 MHz

Note that if user selects Medium External Clock (a type of clock available on ATS460), ATS660 software driver will automatically select Fast External Clock.

The active edge of the external clock is software selectable between the rising or falling edge.

### **10 MHz Clock Reference**

Starting with ATS660 V1.1A hardware, it is possible to generate the sampling clock based on a 10 MHz reference input. This is useful for RF systems that use a common 10 MHz reference clock.

ATS660 uses an on-board PLL to generate the high frequency clock. Clock frequencies in the range of 110 MHz to 130 MHz can be generated with a 1 MHz resolution.

### **Slow External Clock**

ATS660 uses ADC converters that cannot operate below 1 MHz clock frequency. For customers who have clocks that are slower than 1 MHz, AlazarTech has designed the powerful Slow External Clock.

Slow External Clock must be a 3.3 Volt LVTTL signal. Sine wave or other types of signals are not allowed.

In this mode, the ADCs run at 125 MHz internal frequency, but the hardware detects a rising (or falling) edge of the incoming Slow External Clock and latches one sample point for each edge. This results in a sampling jitter of  $\pm 8$  ns, which may or may not be acceptable in a particular application.

### **AUX Connector**

ATS660 provides an AUX (Auxiliary) BNC connector that is configured as a Trigger Output connector by default.

When configured as a Trigger Output, AUX BNC connector outputs a 5 Volt TTL signal synchronous to the ATS660 sampling clock, allowing users to synchronize their test systems to the ATS660 Trigger and clock.

When combined with the Trigger Delay feature of the ATS660, this option is ideal for ultrasonic and other pulse-echo imaging applications.

Other uses of AUX connector include its use as a Trigger Enable input and Clock output.

#### Calibration

Every ATS660 digitizer is factory calibrated for gain and offset accuracy to NIST- or CNRC-traceable standards, using a Fluke 5820A oscilloscope calibrator. To recalibrate an ATS660, the digitizer must either be shipped back to the factory or a qualified metrology laboratory.

### **RoHS Compliance**

ATS660 units built after June 2007 are fully RoHS compliant, as defined by Directive 2011/65/EU (RoHS 2) of the European Parliament and of the Council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

All manufacturing is done using RoHS-compliant components and lead-free soldering.

#### **AlazarDSO Software**

ATS660 is supplied with the powerful AlazarDSO software that allows the user to setup the acquisition hardware and capture, display and archive the signals.

The Stream-To-Memory command in AlazarDSO allows users to stream a large dataset to motherboard memory.

AlazarDSO software also includes powerful tools for benchmarking the computer bus and disk drive.

#### **Software Development Kits**

AlazarTech provides easy to use software development kits for customers who want to integrate the ATS660 into their own software.

A Windows and Linux compatible software development kit, called ATS-SDK, includes headers, libraries and source code sample programs written in C/C++, C#, Python, MATLAB, and LabVIEW. These programs can fully control the ATS660 and acquire data in user buffers.

#### **Linux Support**

AlazarTech offers ATS660 binary drivers for most of the popular Linux distributions, such as CentOS, Ubuntu,...

Users can download the binary driver for their specific distribution by choosing from the available drivers here:

ftp://release@ftp.alazartech.com/outgoing/linux

Also provided is a GUI application called AlazarFront-



Panel that allows simple data acquisition and display.

ATS-SDK includes source code example programs for Linux, which demonstrate how to acquire data programmatically using a C compiler.

If customers want to use ATS660 in any Linux distribution other than the one listed above, they can have the AlazarTech engineering team generate an appropriate driver for a nominal fee, if applicable.

Based on a minimum annual business commitment, the Linux driver source code license (order number ATS660-LINUX) may be granted to qualified OEM customers for a fee. For release of driver source code, a Non-Disclosure Agreement must be executed between the customer's organization and AlazarTech.

All such source code disclosures are made on an as-is basis with limited support from the factory.

## **Export Control Classification**

According to the Export Controls Division of Government of Canada, ATS660 is currently not controlled for export from Canada. Its export control classification is N8, which is equivalent to ECCN EAR99. ATS660 can be shipped freely outside of Canada, with the exception of countries listed on the <u>Area Control List</u> and <u>Sanctions List</u>. Furthermore, if the end-use of ATS660, in part or in its entirety, is related to the development or deployment of weapons of mass destruction, AlazarTech is obliged to apply for an export permit.

#### **EC Conformity**

ATS660 conforms to the following standards:

Electromagnetic Emissions:

CISPR 22:2006/EN 55022:2006 (Class A):

Information Technology Equipment (ITE). Radio disturbance characteristics. Limits and method of measurement.

Electromagnetic Immunity:

CISPR 24:1997/EN 55024:1998 (+A1 +A2):

Information Technology Equipment Immunity characteristics — Limits and methods of measurement.

Safety:

IEC 60950-1:2005: Information technology equipment — Safety — Part 1: General requirements.

IEC 60950-1:2006: Information technology equipment — Safety — Part 1: General requirements.

ATS660 also follows the provisions of the following directives: 2006/95/EC (Low Voltage Equipment); 2004/108/EC (Electromagnetic Compatibility).

#### FCC & ICES-003 Compliance

ATS660 has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15, subpart B of the FCC Rules, and the Canadian Interference-Causing Equipment Standard ICES-003:2004.



### **System Requirements**

Personal computer with at least one free PCI slot, 512 MB RAM, 100 MB of free hard disk space

#### **Power Requirements**

+5 V 2.5 A, typical for ATS660-8M

3.0 A, typical for ATS660-128M +5 V voltage level must remain between the range of 4.75 V to 5.20 V at all times after power-on

**Physical** 

Size Single slot, half length PCI card

(4.225 inches x 7.5 inches excluding the connectors protruding from the front panel)

Weight 500 g

I/O Connectors

CH A, CH B,
TRIG IN, TRIG OUT
BNC female connectors

ECLK SMA female connector

**Environmental** 

Operating temperature 0 to 55 degrees Celsius
Storage temperature -20 to 70 degrees Celsius
Relative humidity 5 to 95%, non-condensing

**Acquisition System** 

Resolution 16 bits

Bandwidth (-3 dB)

 $\begin{array}{lll} \text{DC-coupled, 1 M}\Omega & \text{DC - 65 MHz} \\ \text{DC-coupled, 50 }\Omega & \text{DC - 65 MHz} \\ \text{AC-coupled, 1 M}\Omega & \text{10 Hz - 65 MHz} \\ \text{AC-coupled, 50 }\Omega & \text{100 kHz - 65 MHz} \\ \end{array}$ 

Bandwidth flatness:  $\pm 1 dB$ 

Number of channels 2, simultaneously sampled Maximum Sample Rate 125 MS/s single shot

Minimum Sample Rate 1 KS/s single shot for internal

clocking

Full Scale Input ranges

1 M $\Omega$  input impedance:  $\pm 200$  mV,  $\pm 400$  mV,  $\pm 800$  mV,

 $\pm 2$  V,  $\pm 4$  V,  $\pm 8$  V, and  $\pm 16$  V,

software selectable

50  $\Omega$  input impedance:  $\pm 200$  mV,  $\pm 400$  mV,  $\pm 800$  mV,

±2 V, and ±4 V, software

selectable

DC accuracy  $\pm 2\%$  of full scale in all input

ranges

Input coupling AC or DC, software selectable

Input impedance 50  $\Omega$  or 1 M $\Omega$  ±1% in parallel with

50 pF  $\pm$ 10 pF, software selectable

Input protection

1 M $\Omega$  ±28 V (DC + peak AC for CH A,

CH B and EXT only without

external attenuation)

 $\pm 4$  V (DC + peak AC for CH A,

CH B and EXT only without external attenuation)

**Amplifier Bypass Mode** 

Standard Feature

DIP Switch selectable Yes, independently for each

channel

Input Range Approx. 550 mV rms

Input Coupling DC, irrespective of the input

coupling setting for the channel

Input Impedance 50  $\Omega$ , irrespective of the input

impedance setting for the channel

Input bandwidth (-3 dB) 85 MHz

**On-Board Acquisition Memory System** 

Onboard acq memory 32 MB for ATS660-8M 512 MB for ATS660-128M

Acquisition Memory/ch Up to 8 Million samples per

channel for ATS660-8M Up to 128 Million samples per channel for ATS660-128M

Record Length Software selectable with 16 point

resolution. Record length must be a minimum of 256 points. Maximum record length is limited by the acquisition memory per

channel.

Number of Records Software selectable from a

minimum of 1 to a maximum of 256,000 or (Acquisition Memory Per Channel / (Record Length+16)), whichever is lower

Pre-trigger depth 0 to (Record Length-64),

software selectable with 16 point

resolution

Post-trigger depth Record Length - Pre-trigger depth

**Timebase System** 

Timebase options Internal Clock or

External Clock (Optional)

Internal Sample Rates 125 MS/s, 100 MS/s, 50 MS/s,

20 MS/s, 10 MS/s, 5 MS/s, 2 MS/s, 1 MS/s, 500 KS/s, 200 KS/s, 100 KS/s, 50 KS/s, 20 KS/s, 10 KS/s,5 KS/s, 2 KS/s,

1 KS/s

Internal Clock accuracy ±25 ppm

#### **Dynamic Parameters**

Typical values measured using a randomly selected ATS660 with Amplifier Bypass Mode. Input was provided by a HP8656A signal generator, followed by a 9-pole, 1 MHz bandpass filter (TTE Q36T-1M-100K-50-720B). Input frequency was set at 1 MHz and output amplitude was 500 mV rms, which is approximately 95% of the 520 mVrms full scale input in Amplifier Bypass Mode.

 SNR
 72.9 dB

 SINAD
 72.3 dB

 THD
 -83 dB

 SFDR
 -82 dB

Note that these dynamic parameters may vary from one unit to another, with input frequency and with the full scale input

range selected.



### **Optional ECLK (External Clock) Input**

Signal Level ±200 mV Sine wave or 3.3 V LVTTL

E0.0

Input impedance 50  $\Omega$ 

Maximum frequency 125 MHz for Fast External Clock

40 MHz for Slow External Clock

Minimum frequency 1 MHz for Fast External Clock DC for Slow External Clock

Software selectable from 1 to

100,000

Sampling Edge Rising or Falling,

software selectable

### **Triggering System**

Decimation factor

Mode Edge triggering with hysteresis

Comparator Type Digital comparators for internal (CH A, CH B) triggering and analog comparators for TRIG IN

(External) triggering

Number of Trigger Engines 2

Trigger Engine Combination OR, AND, XOR, selectable

Trigger Engine Source CH A, CH B, EXT, Software or None,

independently software selectable for each of the two Trigger Engines

Hysteresis  $\pm 5\%$  of full scale input, typical Trigger sensitivity  $\pm 10\%$  of full scale input range.

This implies that the trigger system

This implies that the trigger system may not trigger reliably if the input has an amplitude less than  $\pm 10\%$  of full scale input range selected

Trigger level accuracy  $\pm 5\%$ , typical, of full scale input

range of the selected trigger

source

Bandwidth 65 MHz

Trigger Delay Software selectable from 0 to

9,999,999 sampling clock cycles

Trigger Timeout Software selectable with a 10 µs resolution. Maximum settable

resolution. Maximum settable value is 3,600 seconds. Can also be disabled to wait indefinitely for

a trigger event

# **TRIG IN (External Trigger) Input**

Input impedance 1 M $\Omega$  ±10% in parallel with 30 pF

±10 pF

Bandwidth (-3 dB)

DC-coupled DC - 25 MHz
AC-coupled 10 Hz - 25 MHz

Input range  $\pm 5 \text{ V or } \pm 1 \text{ V, software selectable}$ 

DC accuracy ±10% of full scale input

Input protection ±28 V (DC + peak AC without external attenuation)

Coupling AC or DC, software selectable

**TRIG OUT Output** 

Connector Used AUX I/O
Output Signal 5 Volt TTL

Synchronization Synchronized to rising edge of

sampling clock

#### **Materials Supplied**

ATS660 PCI Card

ATS660 Installation Disk (on USB Flash Drive)

#### **Certification and Compliances**

RoHS 2 (Directive 2011/65/EU) Compliance

CE Marking — EC Conformity

FCC Part 15 Class A / ICES-003 Class A Compliance

All specifications are subject to change without notice

### ORDERING INFORMATION

ATS660-8M ATS660-001 ATS660-128M ATS660-010 ATS660: 8 Meg to 128 Meg Upgrade ATS660-011 ATS660: External Clock Upgrade ATS660-004 SyncBoard 660 2X ATS660-006 ATS660-007 SyncBoard 660 4X ATS660-8M: One Year Extended Warranty ATS660-061 ATS660-128M: One Year Extended Warranty ATS660-062 Software Development Kit ATS-SDK (Supports C/C++, Python, MATLAB, and LabVIEW)

#### Manufactured By:

#### Alazar Technologies Inc.

6600 TRANS-CANADA HIGHWAY, SUITE 310 POINTE-CLAIRE, QC, CANADA H9R 4S2

TOLL FREE: 1-877-7-ALAZAR TEL: (514) 426-4899 FAX: (514) 426-2723

E-MAIL: sales@alazartech.com



# **DATASHEET REVISION HISTORY**

Changes from version 1.2 (Sept 2017) to version 1.2A	Section, Page		
Added note about NPT Footers	No Pre-Trigger (NPT) AutoDMA, pg. 3		
Added CNRC as calibration standard	Calibration, pg. 5		
Corrected size of card	Physical, pg. 7		
Updated email address	Manufactured By, pg. 8		
Changes from version 1.1B (Jan 2013) to version 1.2	Section, Page		
Added Python to list of SDK supported languages, and Support for Windows & Linux	Features, pg. 1		
Removed deprecated Optional Data Streaming To Hard Disk	Features, pg. 1		
Changed maximum number of channels for multi-channel data acquisition systems	to 8 Overview, pg. 1		
Removed note on availability of special order item for higher channel counts	Overview, pg. 1		
Added Python & LabVIEW to list of supported languages for ATS-SDK, removed ATS	G-VI Overview, pg. 1		
Removed Stream To Disk, product deprecated	Stream To Disk, pg. 4		
Removed section FPGA Customization; option deprecated	FPGA Customization, pg. 4		
Updated section on RoHS compliance	RoHS Compliance, pg. 5		
Modified AlazarDSO description	AlazarDSO Software, pg. 5		
Removed section AlazarDSO Plug-Ins; product deprecated	AlazarDSO Plug-Ins, pg. 5		
New section Software Development Kits to replace sections:  ATS-SDK Software Development Kit and ATS-VI Software Development	Software Development Kits, pg. 5 Kit		
Replaced section ATS-Linux with new Linux Support section	Linux Support, pg. 5		
Added Export Control Classification information	Export Control Classification, pg. 6		
Added section on EC Conformity	EC Conformity, pg. 6		
Added section on FCC & ICES-003 Compliance	FCC & ICES-003 Compliance, pg. 6		
Updated External Trigger Input Impedance to 1 M $\Omega$ ±10%	TRIG IN (External Trigger) Input, pg. 8		
Updated list of Certification and Compliances	Certification and Compliances, pg. 8		
Added products ATS660-061, ATS660-062	Ordering Information, pg. 8		
Replaced product ATS660-SDK with ATS-SDK	Ordering Information, pg. 8		
Removed ATS660-VI (ATS-SDK now supports LabVIEW)	Ordering Information, pg. 8		
Removed products ATS660-Linux, ATS-STR, ATS-DSO-PDK	Ordering Information, pg. 8		